TITLE

U.S. **UTILITY** Patent Application

J.S. UTILITY Patent Applic	alion
MW MR O.I.P.E.	PATENT DATE
Pur AVIAN CUI	
SCANNED 479 Q.A. W	

 APPLICATION NO.
 CONT/PRIOR
 CLASS
 SUBCLASS
 ART UNIT
 EXAMINER

 09/967094
 257
 774
 2814
 2826
 1

Siddhartha Bhowmik Sailesh Merchant Darrell Simpson

Barrier layer for interconnect structures of a semiconductor wafer and method for depositing the barrier layer ${\sf layer}$

PTO-2040 12/99

ISSUING CLASSIFICATION							
ORIGINA	AL		C	ROSS REFER	ENCE(S)		
CLASS	SUBCLASS	CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)				
TERNATIONA	L CLASSIFICATION						
-+							
			Continued on Issue Slip Inside File Jacket				

TERMINAL	DRAWINGS			CLAIMS ALLOWED		
DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.	
The term of this patent			NOTICE OF ALI	OWANCE MAILED		
subsequent to (date) has been disclaimed.	(Assistant Examiner) (Date)					
The term of this patent shall not extend beyond the expiration date of U.S Patent. No.	-			ISS	UE FEE	
				Amount Due	Date Paid	
	(Primary Examiner) (Date)					
The terminalmonths of this patent have been disclalmed.	(Legal Instrum	ents Examiner)	(Date)	ISSUE BA	TCH NUMBER	
WARNING: The information disclosed herein may be res Possession outside the U.S. Patent & Trader	stricted. Unauthorized mark Office is restricted	disclosure may be to authorized emp	prohibited by the loyees and contract	United States Code Title Store only.	35, Sections 122, 181 and 36	
om PTO-438A Rev. 8/99)			FILED WITH	DISK (CRF)	FICHE CD-RO	

(FACE)